This letter describes the fabrication of functional GaAs/AlGaAs field effect transistors using micromolding in capillaries-a representative soft lithographic technique. The fabrication process involved three soft lithographic steps and two registration steps. Room temperature characteristics of these transistors resemble those of field effect transistors fabricated by photolithography. The fabrication of functional microelectronic devices using multilayer soft lithography establishes the compatibility of these techniques with the processing methods used in device fabrication, and opens the door for their development as a technique in this area. O 1997 American Institute of Physics.
[s0003-6e5 r (e7)03 Soft lithography-a set of techniques for nonphotolithographic pattern transfer based on contact printing and polymer molding-is now established as an alternative to photolithography in microfabrication.r*a While it has been demonstrated that soft lithography has obvious applications in optical5-7 and microanalytical systems,s its potential for application to microelectronic devices remains to be established. Fabrication of such devices requires hrgh reproducibility in pattern transfer, accurate registration between lar'-ers, low distortion of the elastomeric molds. and little surfacc contamination or damage during processing. Thc oh.jectirc of the work reported here is to begin to address these issues by using soft lithographic processes to fabricate simple. electrically functional devices, and by establishing the characteristics of these processes.
In this letter we describe the fabrication of field effect transistors (FETs) on a GaAs/AlGaAs heterostructure using a representative soft lithographic technique: micromolding rn capillaries (MIMIC).' The fabrication process required three molding steps and two registration steps. The FETs har,'e an overall size of I mmx0.55 mm with gate length (/-) and gate width (Z) both ranging from about 20 to -50 ptm. Their characteristics are similar to those of FETs fabricated using conventional photolithographic techniques. These dimensions are not lower limits; we have made simple test structures with dimensions down to 30 nm by soft lithography.e'10 Rather, these FETs establish that soft lithography is compatible with multilayer fabrication of functional microelectronic devices, and set a benchmark against which to measure further development in this area. Figure I shows the schematic FET structure. The FET was made on a molecular beam epitaxially (MBE)-grown GaAs/AlGaAs heterostructure. Figure l(a) is a cross sectional view of the wafer, composed of GaAs, Alg.-jGqr u As, and a Si Edoped layer n:3.8x l0r2 cm-2 400 A from rhe interface. The two-dimensional electron gas (2DEG) is lo-')Dept. of Physics and Division of Engineering and Applied Sciences, Harvard University, Cambridge, MA 02138. brMaterials Dept.. University of California. Santa Barbara. CA 93106. ''Author to whom correspondence should be addressed. Electronic mail: gwhitesides @ gmwgroup.harvard.edu cated 1500 A below the surtace. At room temperature, the measured 2DEG density and mobility were 3.9x l0lr cm-2 and 4.0x 103 cm2/Vs. In Fig. l(b) the source and drain are AuNiGe ohmic contacts, the channel is defined by a mesa etch, and the gate is a CrlAu Schottky contact. Figure 2 illustrates the process used to fabricate the FET. We used MIMIC in all three fabrication steps. In MIMIC, an elastomeric rnold with interconnected recessed regions is put in confirrmal contact u ith the substrate. Continuous channels are tirrrled br thc reccsscd regions on the mold and the substrate. A lrquid prepolr rner is applied to the open ends of the channels and tills the channels automatically by capillarity. The prepolymer is cured either thermally or by long wavelength ultraviolet (UV; light, and the mold is then removed. The elastomeric molds (or stamps) were made by casting polydimethylsiloxane (PDMS. Sylgard 184, Dow-Corning. A:B--l:15) on masters generated by a rapid prototyping technique based on patterns printed using a high resolution (RIE).r AuNiGe contacts were then deposired by therrnal evaporation. the PU was lified off in rncthvlene chloride. and the contacts were therrnallv annealed to ntakc ohrnic contact to the 2DEG. Figurcs ltgt-2ti) describc the third rlolding step: fahricatinc thc !utc. J-hc rccistrurtion u,as achierecl bv aligning thc cross on thc thircl nrolrl with thc ri-ght sclrare on the sanrplc.
Due to thc clustorneric natLrrc ol' tlre nrold. it coLrld reliably transf'er thc pitttern cvcn o\ cl' r.tonplanar surfaces. We dcpositecl l(x) A ol'Cr ancl 3(xx) A ol' Au b1, therrral evaporation anrl liliecl ol'l'the PU to firrnt thc gatc. Finallv. as shorrn in Fig. l(-i) . the tw'o ends of the sanrple were clearecl to renro\c thc ll)E(i irt llre:c rcgrons. The linal yield of firnctional FETs firbricated by MIMIC was approxirlatclv l0q . In urcler to check the reproclucibilitv ol'the perlitnnancc ot'these FETs. we contpared the char- .l . I.. \\'ilbrrr'. ,.\. 
